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Abstract– This paper presents a fully digital background calibration technique of the gain and timing mismatches in
undersampling Time-Interleaved Analog-to-Digital Converters for the wideband bandlimited input signal at any Nyquist
bands. The proposed technique does not require an additional reference channel nor a pilot input. The channel mismatch
parameters are estimated based on the mismatch frequency band. The experimental results show the efficiency of the
proposed mitigation technique with the SNDR improvement of 16 dB for 4-channel 60 dB SNR TIADC clocked at 2.7 GHz
given a multi-tone input occupied at the third Nyquist band. The hardware architecture of the proposed technique is
designed and validated on Altera FPGA DE4 board. The synthesized design utilizes a very little amount of the hardware
resource in the FPGA chip and works correctly on a Hardware-In-the-Loop emulation framework.
Keywords– Gain and timing skews calibration, Undersampling TIADCs, FPGA implementation, Nyquist Zones.
1 Introduction
In the direct-sampling next-generation receivers, an
Analog to Digital Converters (ADC) is put as close as
possible to the antenna, hence, they play very important
role. Such ADCs need to support very high sampling
rates with high resolution and low-power dissipation.
A Time-interleaved ADC (TIADC) which is constructed
by two or more slow but accurate ADCs in parallel, is a
promising solution to achieve these goals [1, 2]. Unfor-
tunately, the drawbacks of such time-interleaved archi-
tecture are the channel mismatches among individual
ADCs including offset, gain and timing mismatches.
These channel mismatches significantly degrade the
performance of the TIADC, limiting the possibilities
of employing this technique [3]. Thus, calibration tech-
niques are usually applied in TIADC to reduce the
distortion errors due to the channel mismatches. In this
framework, we focus on mitigating errors due to gain
and timing mismatches since the offset mismatch is the
static error, which is easier to correct [4]. Moreover,
the impact of timing mismatches increase with the
input frequency that overshadows other nonidealities
in TIADC for broadband inputs [2].
Analog and/or mixed signal calibration techniques
proposed in [5–7] exhibit good performance. However,
the analog correction schemes limit the overall ADC
resolution due to variations in process, supply voltage
and temperature as well as thermal noise. Moreover,
they require additional development time and are not
portable between CMOS technology nodes. Thanks to
technology node shrinking, all-digital techniques [3, 8–
18] are the promising solution to eliminate the issues of
the analog and mixed-signal calibration. The all digital
calibration techniques can be developed faster, able to
exploit advantages of CMOS technology scaling, and
easier to port to the next technology generation [19].
Most of them [3, 8–14], are derived with an assumption
that the input signal is band-limited to the Nyquist
frequency, i.e., the input located at the first Nyquist
Band (NB), also commonly known as Nyquist Zone (NZ).
However, these techniques is not directly applied for
the undersampling (or subsampling) TIADCs which
samples the band-limited signals in the higher NBs. The
undersampling technique is a promising solution in
next-generation direct-sampling receivers such as sub-
sampling receivers, software defined radios, and broad-
band satellite receivers [18, 20]. Recently, all-digital
calibration techniques of the channel mismatches in
TIADCs for the input at any NBs, has been proposed
in [15–19]. The calibration technique in [16] requires
an additional channel and the channel mitigation tech-
nique in [17] uses a pilot input signal. The work in [15]
is performed with the assumption of narrow-band
signals and applied for only two channels. In order
to estimate the channel mismatch parameters, the ap-
proaches proposed in [18, 19] effectively force the zero-
crosscorrelation between two adjacent sub-ADC out-
puts or between the compensated TIADC output and
the error signals due to the channel mismatches. They
are heavily relied on the statistics of the input signal.
Leveraging the channel mismatch mitigation tech-
niques proposed in [3], we extend the gain and timing
mismatch calibration proposed in [3] to the input signal
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Figure 1. An M-channel TIADC with gain and timing mismatches.
at any NZs. The proposed technique uses the mismatch
band based estimation and relaxes requirements for the
input signal statistics. In addition, we design and vali-
date the proposed mechanism on a field-programmable
gate array (FPGA) platform.
The rest of the paper is organized as follows. Sec-
tion 2 analyses the impact of the gain and timing
mismatches on the TIADC performance. Section 3 is
dedicated to propose the gain and timing mitigation
technique in the TIADC for input located at any NBs.
Section 4 presents the optimal hardware architecture to
validate the proposed technique on the FPGA platform.
Section 5 shows the experimental results. Finally, the
conclusion and future direction are given in Section 6.
2 Time-interleaved Analog to Digital
Converters
Figure 1 shows the block diagram of an M-channel
TIADC with gain and timing mismatches. gm and rmTs
denote the gain and timing mismatches in the mth-
channel, where rm presents the relative timing mis-
match and Ts is the overall sampling period. The input
signal x(t) is fed into each channel where it is mul-
tiplied by gm and then is sampled at instant time of
(lM + m)Ts + rmTs, generating a sequence ym[l]. The
data streams ym[l] from all channels are combined by
a multiplexer (MUX) to generate an output sequence
y[n]. As a result, the effective sampling period of y[n]
is Ts.
We assume a slightly oversampled and bandlimited
input x(t), i.e., X (jΩ) = 0 for |ΩTs| ≥ pi that is
a realistic model for some communication signals as
presented in software defined radios. The discrete-time
Fourier transform (DFT) of the output y[n] can be


























is the discrete-time spectrum of the




















is the frequency response of an ideal
derivative filter [22].
Obviously from (1), if the TIADC has channel





















as shown in Figure 2. The frequency-
shifted products are referred to as the errors due to
channel mismatches that need to be mitigated.
3 Proposed Calibration Technique for
Signals in any Nyquist Zone
3.1 Digital Correction
Assuming the clock skews rm are small, exploiting
the Taylor’s series approximation, and neglecting the
high order components, we have
ejrmHd(e
jω) ≈ 1+ rmHd(ejω). (3)
Replacing (2) into (3) gives
^





















Note that the information about the gain and timing
mismatches across the individual channels is contained
in the variables {Gk, Rk}. Without loss of generality, it
can be assumed that the average value of the timing
mismatches is zero, i.e., R0 ≈ 0 or can be neglected [3].
Apparently, G0 represents the average gain mismatch
across all channels. In order to be ease of notation, we
assume G0 = 1, otherwise the compensated signals will
be G0x[n]. The inverse DFT of (1) can be written as [3]
y[n] = x[n] + e[n], (6)
where e[n] is the error due to the gain and timing
mismatches. It can be expressed as the sum of two
inner-product components:
e[n] = cTg xg,n + c
T
r xr,n, (7)
where signal vectors are defined as
xg,n = mnx[n],
xr,n = mn (hd[n] ∗ x[n]). (8)
hd[n] is the impulse response of the ideal derivative
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Figure 5.2: The figure shows the spectrum Y (ejω) of the TI-ADC for M = 2, 4. The
black triangle centered at 0 is the spectrum X(ejω)Hˇ0(e
jω) and the remaining triangles
represent the interfering error spectra generated by the mismatches. Each frequency-
shifted spectrum X(ejω)Hˇk(e
jω) has a different color.
5.2 Existing techniques and limitations
As already remarked in the introduction, there have been several efforts in the
literature to address the TI-ADC compensation problem with varied degrees of
success and often under varying assumptions on the nature of the data. One
useful approach is proposed in [1] and appears to lead to the best performance
among existing techniques (when its assumptions hold). To facilitate comparison
with [1], we review briefly its main contribution (using our notation) and comment
on some of the limitations of the approach before moving on to develop the
solution method of this work.
5.2.1 Linear approximation
Reference [1] assumes the timing mismatches rm are small and assumes a first-
order Taylor’s series approximation can be applied to the term ermHd(e
jω) in (5.2a)
138
Figure 2. The Spectrum of the TIADC output for M = 2.
Figure 3. Undersampling Process in an undersampling TIADC.
where T notates the matrix transpose operator. The gain
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From (7) and (8), the input derivative is required to
recover the error signal due to the gain error and timing
skew. This derivative is computed by a fixed ideal
differentiator filter hd[n].
Regarding Bandpass (BP) RF input at higher NBs,
TIADC processes an analog input signal located above





analog BP input signal is passed through an TIADC
to generate the output data stream. The BP sampling
process folds the input signal back to the first NB (or
baseband) as illustrated in the Figure 3. Obviously,
the odd-order bandpass sampling makes the base-band
spectra the same as the original spectrum as shown in
Figure 3(a). For even-order undersampling process, the
base-band frequency spectra is inverse to the original
input spectrum as described in Figure 3(b). Thus, the
derivative filter hd[n] needs to be re-designed in the
channel mismatch calibration for input at higher NBs.
Considering a bandpass input signal located at kNB-












where yˆ[n] is the Hilbert transform of y[n]. From (12),
a filter consisting of the base-band derivative filter






2pi, is used to calculate the derivative
of input at any NBs. Physically, an additional Hilbert
transformer is an all-pass filter that shifts the input
signal phase by 900 [22]. It covers the bandwidth of
the signal to be phase shifted as illustrated in the even-
order bandpass sampling.
To correct the channel mismatches, the error signal
in (7) and signal vectors in (8) need to be determined.
These signals are the functions of input signal. How-
ever, in blind calibration, the input is unknown and the
output is thus used instead of input for approximation.
From (7), (8) and (12), the estimate of e[n] is therefore
expressed as









where hbpd[n] is defined to be a impluse response of
the bandpass derivative filter presenting the transfer
function of (12). From (12), hbpd[n] is expressed as





2pihh [n] . (14)
hh[n] is a impulse response of the Hilbert filter. cˆTg and
cˆTr are estimates of the vectors cTg and cTr , respectively.
Using (6), then
x[n] ≈ y[n]− eˆ[n]. (15)
Finally, the proposed digital correction technique is
shown in Figure 4. This technique can be extended to
arbitrary number of channels in the time-interleaving
architecture.
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Figure 4. All-digital gain and timing mismatch mitigation technique for input at any NB.
way, an empty frequency band in higher frequencies will become available that is
free of signal content. This frequency band will only contain contributions that
arise from the error spectra due to the gai and delay mismatches. This situation
is illustrated in Fig. 5.4 for M = 2, 4. As such, refere ce [1] uses a high-pass
Figure 5.4: The figure shows the spectrum of the TI-ADC for M = 2, 4 when the input
signal is oversampled. The black triangle centered at 0 is the spectrum of the original
signal x[n], and the remaining triangles represent the error spectra generated by the
mismatches. Note that the original spectrum does not cover the entire band from −π
to π. Hence, there is an out-of-band region that contains only error spectra.
filter f [n] to remove the input signal and concentrates on estimating the vectors
{cr, cg} in order to reduce the distortion that is present in the out-of-band region.
The LMS algorithm [42] is used to estimate the parameters cg and cr as follows.
Referring to Fig. 5.3, the estimated error signal, eˆ[n] is high-pass filtered by f [n]
and used to generate an error component ǫ[n] to drive the adaptation process.
The estimated vectors xˆg,n and xˆr,n are also filtered through f [n] to generate
{x¯g,n, x¯r,n}. These quantities are then used in adapting {cˆr,n, cˆr,n}:
cˆg,n = cˆg,n−1 + µx¯Tg,nǫ[n] (5.13a)
cˆr,n = cˆr,n−1 + µx¯Tr,nǫ[n] (5.13b)
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Figure 5. The Spectrum of the TIADC output for M = 2 with the present of out-of-ban region (or mismatch band).
3.2 Digital Estimation
In order to estimate the vectors {cg, cr}, Vogel et al.
in [3] assumes that the input signal is a bandlimited
low-pass signal and that the TIADC oversamples the
input. Oversampling produces a higher frequency band
so-called mismatch band that is free of signal content.
This frequency band will only contain the energy of
image signals that arise from the error spectra due to
the gain and timing mismatches as shown in Figure 5.
Thus, the out-of-band region (or mismatch band) con-
tains only error spectra. Minimizing the error signals
in this mismatch band by LMS algorithm is to estimate
the gain and timing mismatch coefficients {cg, cr}. The
filters f [n] diminish the input signal energy and pass
only the image energy in the mismatch band. The
estimated vectors xˆg,n and xˆr,n are also filtered through




. The LMS algorithm [24]
is used to minimize the error signal ε[n] = d[n]− e¯[n]
in order to estimate the channel mismatch coefficients.
The coefficients of (10) and (11) can be derived from
the updating equations by the adaptive LMS algorithm
as [3]
cˆg,n = cˆg,n−1 + µgx¯Tg,nε [n],
cˆr,n = cˆr,n−1 + µr x¯Tr,nε [n],
(16)
where µg and µr are the step size param ters of LMS al-
gorithms for gain and timing mismatches, respectively.
It would be worth noting that the channel mismatch
coefficients are updated by an amount being cross-
product of two error signals (the channel mismatch
induced image signals and their estimates), hence re-
laxing the requirements of the input statistical proper-
ties [5, 25].
4 The Proposed Optimal Hardware
Architecture
FPGA implementation using Matlab/Simulink in [23] is
applied in this framework. The hardware architecture
of the proposed calibration is designed and optimized
in terms of fixed-point representation of signals that is
characterized by signal ranges and sig al Word-Length
(WL). So the parameters of the Optimal Fixed-point
Simulink (OFpS) model tha need t be optimized, are
the order of FIR filters and the signal WLs. The signal
ranges of block signals in the OFpS model are mathe-
matically computed based on the transfer function of
DSP blocks and simulations as done in [23]. The signal
ranges and signal WLs would determine the fractional
bits (or precision) used to convert signal values into a
binary representation.
The OFpS model (or hardware architecture) processes
real-time signal data in sample-by-sample manner.
Therefore, the delays of each signal datapath are made
balanced. Note that, pipeline registers are inserted to
reduce the combinational path length and improve the
global working frequency and throughput [18]. Figure 6
shows the pipelined OFpS architectu e of the proposed
calibration. z−k blocks are delayed/pipeline registers.
The otation of fix13_En11 presents a 13-bit signed
fixed-point data type with a Fraction Length (FL) or
fractional bits of 11, i.e., WL = 13 bits and FL = 11
bits. Generally, the representable fixed-point number is
actually bounded by (−2WL−1−FL, (2WL−1 − 1)2−FL).
The LMS block in the proposed hardware architecture
presents simply the adaptive LMS algorithms expressed
in (16). The TIADC outputs are represented on 13 bits
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Figure 6. Hardware Implementation Architecture.
to decrease the sensitivity to digital truncation errors.
System-level simulations reveal that the corrected com-
pensated outputs are presented by 14 bits for minimum
digital truncation errors. Both the ideal differentiator
and Hilbert filter are designed with the optimal FIR
order of 30. As shown in Figure 6, the latency between




To verify the efficiency of the proposed technique,
simulations are carried out on a four-channel TIADCs
with 60 dB SNR (thermal noise level) clocked at fs =
2.7 GHz. Both the ideal differentiator and Hilbert filters
have 31 taps. The coefficients of FIR filters are obtained
by multiplying the exact coefficients with a Hanning
window. Filters f [n] are designed using fdesign function
of Matlab where the number of taps is 31 and the cut-off
frequency is 0.8pi. The channel mismatches are Gaus-
sian with zero mean and standard deviation of 0.33 ps
for timing errors and 0.2% for gain error. The step size
parameters of µg and µr are chosen by using simulation
in order to achieve a good compromise between the
convergence speed and the parameter estimation preci-
sion [24]. Moreover, the adaptive parameters are chosen
to be the power of two since the multiplication with
power of 2 is optimally executed by binary shifters,
leading to optimize hardware architecture and to re-
duce hardware cost. In our simulation and hardware
implementation, the iteration step size parameters of
µg and µr are respectively selected to be 2−5 and 2−7.









Figure 7. Nyquist Band (or Nyquist zone) definition.
We simulated with 42-tone bandpass sinusoid input
with fL = 3.24 GHz and fH = 3.78 GHz as illustrated
in Figure 7. This bandpass input signal is occupied in
the third NB. Undersampling TIADC directly down-
converts the bandpass input to the frequency baseband
(0, fs2 ) = (0, 1.3 GHz), i.e., fL and fH map to 540 MHz
and 1.08 GHz, respectively as illustrated in Figure 8.
The overall performance of the proposed calibration has
been evaluated based on the signal-to-noise-distortion
(SNDR) ratio for the uncorrelated output given by [3]






and for the calibrated output given by [3]






where y[n], yˆ[n] are the distorted output and compen-
sated output of TIADC before and after calibration. x[n]
is the input of TIADC. The uncalibrated and calibrated
output spectra are presented in Figure 8(a) and (b), re-
spectively. It can be seen that the distortions of in-band
and out-of-ban regions due to gain and timing skews,
H. L. Duc et al.: FPGA Implementation of Channel Mismatch Calibration in TIADCs for Signals in Any Nyquist Bands 105




































Figure 8. Output spectra for BP input signal with fL = 3.24 GHz, fH = 3.24 GHz in the third NB and fs = 2.7 GHz: (a) before calibration:
SNDR = 42.37 dB and (b) after calibration: SNDR = 58.45 dB (cutoff frequencies of fL, fH map to 540 MHz and 1.08 GHz in baseband,
respectively).
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Figure 9. Convergence behavior: (a) gain parameters and (b) timing parameters.
reduce to the noise floor. The proposed technique ob-
tains the SNDR improvement of approximately 16 dB.
The convergence behaviour of the gain and timing
coefficients is shown in Figure 9(a) and (b), respectively.
The parameter estimates (solid curves) have settled to
their expected values (dash-dot lines) after approxi-
mately 50K-samples (or 18.5 µs).
5.2 Hardware Validation
The OFpS model is converted into Hardware Descrip-
tion Language (HDL) using Matlab HDL Coder tool-
box. In this framework, Verilog code is generated auto-
matically for the FPGA implementation. The Hardware-
In-Loop (HIL) emulation methodology in [23] is ap-
plied to validate the proposed calibration on an Al-
tera FPGA board. HIL emulation allows access to real
hardware in a simulation and adds an HIL block into
the Simulink model in order to cosimulate the register-
transfer level (RTL) design with a physical FPGA board
implementing portions of that design [4]. The HDL
design is systhesized and loaded into Altera FPGA
DE4 board which houses the Altera Stratix IV FPGA
chip EP4SGX230KF40C2. The design executed in the






Combinational ALUTs 7,391 / 182,400 ( 4% )
Memory ALUTs 28 / 91,200 ( < 1%)
Dedicated logic registers 7,743 / 182,400 ( 4% )
Total registers 14743
DSP block 18-bit elements 24 / 1,288 ( 2% )
Fmax 205.35 MHz
The Simulink model acts as the testbench environment
providing the design on the FPGA with inputs and dis-
playing the output of the design. As shown in Table I,
the synthesized circuit operates properly on the FPGA
at the clock frequency of 205 MHz and consumes very
little hardware resources of the FPGA chip. As a matter
of fact, the fixed-point coding, optimization of the filter
coefficients and the signal path Word-Length (WL) were
performed using Matlab-Simulink. Using this study, the
outputs of the proposed hardware architecture are iden-
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tical to those of the floating-point simulink model. As a
consequence, the gain and timing mismatch coefficients
of the proposed hardware architecture also converges
to their expected values after 50 K-samples (or 18.5 µs)
as presented in Figure 9.
6 Conclusion
This paper presents the all-digital background calibra-
tion technique of the gain and timing mismatches in
TIADC for input at any NBs. The proposed technique
does not require an additional reference channel nor a
pilot input. It is the adaptive calibration tracking the
gain and timing mismatch fluctuation due to tempera-
ture, voltage and aging variation. It requires the slightly
oversampled input signals, leading the exist of the free-
band where there is only the spurs due to mismatches.
Minimizing the errors in the free-band using LMS algo-
rithms, the channel mismatch coefficients are updated
by an amount being cross-product of two error signals
(the channel mismatch induced image signals and their
estimates), hence relaxing the requirements of the input
statistical properties. It is worth noting that the slightly
oversampled input signal is one of the realistic models
for some next-generation communication signals. As a
result, the proposed calibration can be applied to next-
generation communication systems such as subsam-
pling receivers, software defined radios, and broadband
satellite receivers. The simulation results shows the
efficiency of the proposed calibration leading to SNDR
improvement of 16 dB for 4-channel 60 dB SNR TIADC
clocked at 2.7 GHz with the multi-tone input occupied
at the third NB. The optimal hardware architecture of
the proposed technique is developed and correctly vali-
dated on the Altera FPGA DE4 board which houses the
Altera Stratix IV FPGA chip EP4SGX230KF40C2. The
latency between the distorted output and the compen-
sated output of the tested TIADC is 19 clock cycles (or
0.007 µs). The synthesized result shows that the digital
circuit operates properly on the FPGA and utilizes a
small amount of hardware resources of the FPGA chip.
The proposed hardware architecture converges after 50
K-samples (or 18.5 µs). The further optimized ASIC
implementation and comparison with the state-of-the-
art techniques are underway.
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